|Εισαγωγή σε VLSI|
|Title: ||Εισαγωγή σε VLSI|
|Lesson Code: ||321-8752|
|Theory Hours: ||3|
|Lab Hours: ||2|
|Faculty: ||Kalligeros Emmanouil|
Introduction: MOS transistors, CMOS logic, basic gates and memory elements, CMOS fabrication and layout. MOS transistor theory: ideal (long-channel) I-V characteristics, C-V characteristics, non-ideal I-V effects, DC transfer characteristics. Delay: RC delay model, linear delay model – Logical Effort (for a single stage and for paths), transistor sizing. Power dissipation: dynamic power, static power, energy-delay optimization, low-power circuit design. Interconnect: wire geometry, metal layers, wire modeling, delay, energy, noise, wire engineering. Process and environmental variations. Scaling. Combinational circuit design: circuit families, circuit pitfalls. Sequential circuit design: circuit design of latches and flip-flops, max-delay constraints, min-delay constraints, time borrowing, clock skew. Semiconductor memories.
A student who successfully fulfills the course requirements will have demonstrated:
1. An ability to design static CMOS combinational and sequential logic at the transistor level, including mask layout.
2. An ability to describe the general steps required for processing of CMOS integrated circuits.
3. An ability to understand the accurate (non-ideal) MOS transistor behavior.
4. An ability to estimate and optimize combinational circuit delay using RC delay models and logical effort.
5. An ability to estimate and optimize interconnect delay and noise.
6. An ability to define the different kinds of power dissipation in VLSI circuits, as well as approaches for reducing it.
7. An ability to design for higher performance or lower area using alternative circuit families.
8. An ability to describe and avoid common CMOS circuit pitfalls.
9. An ability to compare the tradeoffs of sequencing elements including flip-flops, transparent latches, and pulsed latches.
10. An ability to understand and calculate max-delay constraints, min-delay constraints and the time that can be borrowed in all sequencing cases mentioned above.
11. An ability to describe the sources and effects of clock skew.
12. An ability to design and evaluate integrated circuits using Computer Aided Design (CAD) tools.
13. An ability to describe the structure and functionality of semiconductor memories.
Logic Design (321-2003), Circuit Theory (321-2551), Computer Architecture (321-3354), Digital Systems Design (321-7051)
- CMOS VLSI Design: A Circuits and Systems Perspective, Neil H. E. Weste and David M. Harris, 4th Ed.
- Digital Integrated Circuits: A Design Perspective, Jan M. Rabaey, Anantha Chandrakasan, and Borivoje Nikolic, 2nd Ed.
- CMOS Digital Integrated Circuits Analysis and Design, Sung-Mo Kang and Yusuf Leblebici, 3rd Ed.
- IEEE Transactions on VLSI Systems
- IEEE Transactions on Circuits and Systems I
- IEEE Transactions on Circuits and Systems II
|Learning Activities and Teaching Methods |
Homework (30%), Project (30%), Written examination (40%)
|Assessment/Grading Methods |
Lectures, Problem sessions, Homework, Project
|Language of Instruction|
|Greek, English (for Erasmus students)|
|Μode of delivery |